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3,480,789 actuated shunt path and does not affect the load. In an- 
V o ~ ' F ~ G E  W ~ G B J L A T o ~  WITH PidURAL PARALLEX, other embodiment of the invention, the dissipative paths 
POWER SOURCE SECTIONS are connected in series with the power source sections. 
William G. Binckley, Alilnambra, md Warren H. Wright, The dissipative paths are preferably comp~~sed of poyJer 
Palos Verdes, Calif.; may be granted to Nationall Aero- 5 transistors which of course dissipate very small amounts 
nautics and Space AdminnistraGon under provisions of of power in their off and fully saturated states respec- 
42 U.S.G. 2457(d) tively. Maximum power is dissipated when the transistors 
Filed July 28, 1966, Ser. No. 568,620 are operated somewhere in their linear operating range. Int. Q. H025 1/10, 3/38,7/34 
U.S. C1. 307-53 Means responsive to the comparator control signds are l3 @Iairns LO associated with each of the dissipative paths to actuate 
This invention relates to improved voltage regulating the paths in sequence as the control signal increases or 
systems useful, for example, for controlling the output decreases. In this manner, all of the dissipative path pmwer 
voltage of large electric power sources, such as solar cell transistors except one will either be in an off or saturated 
arrays. state. In other words, only one of the power transistors at  
Many voltage regulating applications exist where it is 15 a tirne can be operating in its linear range, a conse- 
very important that power dissipation and consequent heat quence, power dissipation and localized healing will be generation be minimized. For example, in spacecraft in- minimized. 
stallations, it is often necessary to limit the output volt- The novel features that are considered characteristic of 
age of high power (e.g., greater than 100 watts) solar cell 20 this invention are set forth with particularity in tile ap- 
arrays without developing any large localized heat dis- pended claims. The invention will best be ui~de~stood fro171 
sipation areas. Although various regulators known to exist the following description when read in wrtb 
are capable of adequately limiting voltage variations, each the accompanying drawings, in which: 
is characterized by certain disadvantageous features which FIGURE l ( a )  is a block diagram of a voltage limiting 
makes it unsatisfactory for spacecraft applications. system in accordance with the prior art; 
For example, dissipative type regulators often present 25 FIGURE l (b)  is a diagram illustrating the oulprit 
thermal problems which preclude locating the dissipating 
,.haracteristic of the power of FIGURE I ( ~ ) :  
elements within the spacecraft. As a consequence, it has FIGURE 2(a) is a block diagram of a f i~sl  embodi- 
been required to distribute the dissipating elements, e.g., ment of a voltage limiting system in accordmce with power transistors, on the external solar array surfaces to 30 the present invention; 
permit direct radiative cooling. However, this approach FIGURES 2(b)-(d) are diagrams respectively describ- 
requires the provision of heaters or special thermal energy ing the characteristics of the power supply sectio~~s of
storage devices in order to provide a sufficiently elevated FIGURE ~ ( ~ 1 ;  
temperature during periods of solar eclipse to maintain FIGURE 3(a) is a block diagram of a embodr- 
transistors above minimum operating temperature limits- 35 merit of the voltage limiting systel,l in with 
Some regulators use semiconductor switches to dis- the present invention; 
connect or short circuit sections of the solar array when FIGURES 3(b)-(g) are diagranls describing the eoper- low power demands exist. reduces the sting characteristics of the power supply subsections of power remaining to be controlled by the regulator. This FIGURE 3 ( a ) ;  
approach requires increased control complexity however, q0 F I G U R ~  4 is a block diagrai12 of an alicrnativz 
with a corresponding decreased reliability. Attempts have arrangement in accordance with the present invenliorr; 
also been made to use regulators employing pulse width and 
modulated switching transistors to control power dissipa- FIGURE 5 is a block diagram of a still further emboda- 
tion in resistors. However, these regulators are character- merit of a voltage limiting in accordance &e 
ized by increased radio frequency interference, increased 45 present invention. 
control complexity, and filtering requirements which re- Attention is initially called to FIGURE E(a) of the 
sult in degraded response. drawings which illustrates a typical piior art dissipatii~e 
In view of the foregoing, it is an object of the present shunt path voltage limiting system. More particularly, 
invention to provide an improved system for regulating or FIGURE illustrates a power source 10 conilecied 
limiting the output voltage of various power sources. 50 to current supply lines or bus conductors 112 and 14. A 
It is a more particular object of the Present invention load 16 is connected across the lines 12  and 14  and 
to provide a dissipative voltage limiter system in which draws a load current lL therefrom. It is desired that the heat dissipation is minimized. voltage V L  across the load be maintained constaitl for 
In accordance with the present invention, a load is varying values of load 
connected to a supply line or bus across which is con- 55 Prior to  considering the elements employed in the 
nected a plurality of parallel substantially identical power configuration of FIGURE to mainltain the load 
source sections. As is typical, the output voltage pro- voltage V L  constant, attention is called to FIGURE 1Eb) 
vided by each section increases as the ontpt~t current drawn illustrates a curve describing the output current- 
from that section decreases. In order to prevent the output voltage characteristic of the power source 10. '$be char- 
voltage to  the load from increasing as the load current 60 acteristic described by FIGURE l ( h )  is typical of many 
demand is reduced, individually acting dissipative paths different types of power sources and as an example, it 
are provided, each being connected to one of the power will be assumed herein that the power source 10 com- 
source sections. In a first embodiment of the invention, prises an array of solar cells as are presently conamoniy 
the dissipative paths comprise shunt paths connected across employed for spacecraft applications. 
the power source sections. The shunt paths are all con- 65 The solid curve in FIGURE l ( h )  illnstrates that in 
trolled in response to the o u t p ~ ~ t  of a comparator which order for the supply to provide an output voltage VL, 
compares the bus voltage against a reference. Thus, as the it is necessary to draw a current Is therefrom. i f  a lesser 
load current falls off and the bus voltage consequently current Is is drawn, then the supply will provide a greater 
begins to rise, the comparator will provide a control sig- voltage, i.e. VLf .  In order to limit the voltaze applied 
nal to the shunt paths to initially actuate one sh~lnt path 7 0  to the load P6 to the value of V, when a load current 
to thereby draw additional current from the associated IL eq~lal to Is' is being drawn, systenas in the prior art 
p w e r  source section to lower the output voltage thereof. have employed a shunt path 18 to draw a crrrreni- ISIS. 
The additional current is of course steered through the By drawing the current Is from the supply, the voleagz 
3,480,789 
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VL will be established across the load and by steering control devices 46 are controlled in sequence such that 
the cuirent ISH through the shunt path IS, the current as the control voltage increases, the shunt paths 48 will 
BL (equal to Is') wlli be delivered to the load. The shunt successively saturate. Moreover, each shunt path 48 is 
path 98 in FIGURE I ( a )  is controlled by a control volt- preferably designed to saturate at substantially the volt- 
2ge signal provided by an error amplifier 20. The error s age required for the subsequent shunt path to begin to 
amplifier 20 is responsive to a comparator 22 which conduct. Thus, all of the shunt elements 48 except one 
coinpaies the load voltage VL with a voltage provided will define either a nonconducting (full off) condition or 
by a aference source 24. The reference source 24 can a saturated (full on) condition with only one of the shunt 
be conventional in construction and can, for example, paths operating in a linear region between a full on and 
comprise a Zener diocie type device. a full off condition. 
If the load voltage VL exceeds the voltage provided by In order to understand the manner in which the em- 
;he reference source 24, the comparator 22 provides a bodiment of FIGURE 2 ( a )  operates, attention is called 
signal to the error ,r:~mplifier 20 which in turn provides to FIGURES 2 ( h ) ,  2 ( c ) ,  and 2 ( d ) .  The current IL drawn 
a control voltage signal to the shunt path 18 to increase by the load 38 is equal to the sum of the currents ILl, 
the current Is,, to thus increase the supply current IS and 15 I,,, and ILN applied to the supply line 34 through the 
consequxsntly lower the voltage VL. On the other hand, if diodes 32. As an example, let it be assumed that the 
the load I6 varies so as to increase the current IL, the current IL drawn by the load 38 is the same as that 
load voltage VL would tend to decrease thus redncing shown in FIGURE l ( b )  and requires substantially the 
the magnitude of shunt current IS, required. The corn- full output current from one of the source sections 30, 
pzrator 22 will sense the decrease in the load voltage and 20 a partial current from a second of the source sections 
thereby control the error amplifier 20 to decrease the and no cufient from a third source section. Thus, as 
sbirnt current Is* shown in FIGURE 2 ( b ) ,  the source section 30, will pro- 
As a consequence of drawing the shunt current ISH vide a current Is, which is equal to the current IL1 through 
through the shunt path 18, Power (w) will be dissipated the diode 321. In other words, the current Is,, through 
in the shunt path 18. This dissipated power is represented 25 shunt path 4g1 will be equal to  zero. This condition will 
by "re shaded area in FIGURE I ( b ) .  The present m e n -  occur because the control or error voltage provided by 
tion as represcnted by FIGURES 2-4 reduces the magni- the amplifier 44 will be insufficient to cause the control 
tude of the power dissipation in the shunt path 18 to thus device 461 to initiate conduction in shunt path 48,. 
increase system efficiency and minimize large localized On the other hand, partial current must be delivered 
heal dissipation areas. 30 to the supply line 34 from source section 30,. However, 
Attention is now called to FIGURE 2 ( a )  which illus- it is also necessary that the voltage supplied by section 
trates a first embodiment in accordance with the present 30, be equal to the load voltage vL. ~ ~ ~ ~ ~ d i ~ ~ l ~ ,  the 
invention.  he embodiment of FIGURE 2 ( a )  contern- source section 302 must supply current Is,. Inasmuch as plates that the power source be segregated into N sections only current Should be delivered the diode 
which are connected in parallel so as to be equivalent to 35 3z2 to he supply line 34, it is necessary that the shunt 
the power source 10 illustrated in FIGURE l ( a ) .  More path 48, draw shunt current Is,,. The shaded area in 
particularly, the embodiment of FIGURE 2 ( a )  illustrates FIGURE q c )  of course represents the power dissipated 
power source sections 3Q1, 302, and 3 0 ~ .  FIGURES 2 ( b ) ,  in shunt path 
2 ( c ) .  and 2(d) respectively illustrate the output current Inasmuch as it was not required that source section 
versus output voltage characteristics of each of the source 40 30, its full output current, then of course source 
sections. Inasmuch as it has been assumed for purposes section 3& need supply no current to the supply line. 
of clarity ihat the three source sections of FIGURE 2 ( a ) ,  T - , ~ ~ ,  a cunent I~, saturating the shunt path 48, will 
when connected in parallel, are equivalent to the power flow therethrough. 
source section 10 of FIGURE l ( a ) ,  it will be noted that From the explanation of FIGURE 2 ( a ) ,  it should be 
the sum of the characteristic curves shown in FIGURES aDparent that shunt path 48N is saturated and therefore 
' , (b ) ,  (c), and ( d )  equal the characteristic curve of FIG- 45 dissipates very little power equal to the product of the 
Each of the source sections 30 is 'On- saturation current and saturation voltage. The shunt path 
nected through a diode 32 to the current supply line 34. 481 on the other hand is in a fully off or nonconducting The lower terminal of each of the source sections is con- state and herefore dissipates no power except perhaps 
nected to slipply Pinc 36. for very small amounts attributable to leakage currents. A load 38 is connected between the supply lines 34 and 50 The shunt path 48, is operating in a linear operating 
36. A source of reference "Itage 4Q is connected to One 
range and dissipates power represented by the shaded par- input of a comparator 42 which compares the reference tion illustrated in 2(c) .  It however be 
voltage to the voltage VL appearing across the load 38. appreciated that this shaded area is considerably smaller The output of the comparator 42 is connected to the in- than the shaded area of FIGURE Accordingly, it put of  an error amplifier 44 whose output is connected 55 
to egch of a plurality of voltage sensing control devices should be appreciated that the configuration of FIGURE 
46. Each of tile control devices 46 controls a different 2 ( a )  in which a plrnality Of parallel shunt paths are 
shrint 48. Thus, control device 4G1 controls shunt conholled such that One can be 'perated in a linear 
481 which is connected across source section 301. range at  a time results in a reduction of localized heat 
similarly, device 4G2 controls shunt path 4g2 con- 80 dissipation as compared with conventional systems. 
necred across source section 302. Likewise, control device Attention is "'led to 3 ( a )  which 
46N shunt path 48N connected across source trates an improved embodiment of the invention in which 
section 3 0 N .  each of the source sections shown in FIGURE 2 ( a )  is 
The conssrllction of exemplary control devices 46 and comprised of two or more subsections connected in series. 
shunt paths 48 will be discussed in connection with the fjj with the shunt paths On Only One of the sub- 
cnlbodimcni of F l ~ U R ~  3 ( a ) .  suffice it to say at this sections. More particularly, the embodiment of FIGURE 
point that the devices 46 are each responsive 3 ( a )  employing a plurality parallel paths 
a different value of control voltage signal provided in 2 ( a )  except however hstead Of 
by error 44. -j-hus, let it be assumed that a t  employing a single source section in each path, the em- 
a minimum value of control voltage, the control device 70 bodiment of 'IGURE 3 ( a )  connecting 
4GN on the shunt path 4SN to draw shunt current source subsections in series. Thus, source subsections 5 0 1 ~  
Is, As the coslLrol voltage increases, the shunt path and 50 IB are connected in series with a diode 521 be- 
4gN is driv'en into saturation and if the control voltage tween supply lines 54 and 56. Similarly, source sub- 
increases further, the control device 46, activates the sections and SOzB are connected in series with diode 
shunt path 4g2 to start drawing current Is,,. Thus, the 75 5Z2 between lines 54 and 56. Also, source subsections 
3,480,789 
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SONA and SONB are connected in series with diode 5ZN As in FIGURE 2 ( a ) ,  it should be appreciated that ail 
between lines 54 and 56. Load 58 is connected between but one of the power transistors 66 is operating in either 
lines 54 and 56. As before, a comparator 60 is connected a fully off o r  saturated state. Thus, only the transistor 
to a source of reference voltage 62 to compare the load 662 in FIGURE 3 ( a )  is operating in a linear region. i t s  
voltage VL with the reference voltage. The output of the power dissipation is represented by the shaded area in 
comparator 60 is connected to an error amplifier 64 which FIGURE 3 ( e )  and i.t should be appreciated that this area 
provides a voltage control signal to control shunt paths. is even smaller than the corresponding dissipation area 
In the embodiment of FIGURE 3 ( a ) ,  the shunt paths shown in FIGURE 2 ( c )  inasmuch as a lower voltage 
are defined by power transistors 66. Thus, the emitter will exist across the shunt path. Thus, FIGURE 3 ( 0 )  
collector path of transistor 661 is connected across source even further reduces localized heat dissipation. 
subsection 5BblB. Similarly, the emitter collector paths of It will be appreciated of course that once one of the 
power transistors 66z and 6GN are respectively connected power transistors 66 in FIGURE 3 ( a )  is saturatcd, it 
across the source subsections SOzB and 50m. Connected is not desirable that the base current therethrough con- 
between the base of each of the power transistors 66 and tinue to increase as the control voltage provided by the 
the error amplifier 64 is a Zener diode 68 which per- 15 error amplifier 64 increases. Accordinzly, the configura- 
forms the function of the control devices 46 shown in tion of FIGURE 3 ( a )  can be modified by substituting 
FIGURE 2 ( a ) .  Thus, Zener diodes 6S1, 682, and 6gN are the arrangement shown in FIGURE 4 for the arrange- 
respectively connected to  the bases of power transistors ments enclosed within each of the dotted line boxes shown 
661, 6G2, and 6 6 ~ .  in FIGURE 3  ( a ) .  Thus, a current limiter 80 is prefer- 
In order to facilitate an understanding of the em- 20 ably connected in series with the voltage se~lsil~g con- 
bodiment of FIGURE 3 ( a ) ,  the characteristic curves of trol device or Zener diode 68. In order to require even 
FIGURES 3 ( b ) - ( g )  have been selected such that each less current from the error amplifier to saturate the power 
pair of subsections connected in series is equivalent to transistor 66, an additional stage of current gain can 
one of the supply sections shown in FIGURE 2 ( a ) .  More be incorporated between the Zener diode 68 and power 
particularly, it will be noted that the characteristic curves 25 transistor 66 as shown in FIGURE 4. More particularip, 
of subsections SOlA and SOlB shown respectively in FIG- a transistor 82 can be en~ployed whose collector is con- 
URES 3 ( b )  and 3  ( c )  can be added to obtain the charac- nected to the upper terminal of the supply subsection A 
teristic curve of section 30, shown in FIGURE 2 ( b ) .  and whose emitter is connected to the base of transistor 
Similarly, the sum of the curves of FIGURES 3 ( d )  and 66. Thus, utilizing the configuration of FTGURE 4, a 
3 ( e ) ,  respectively representing the characteristics of sub- 30 smaller current from the error amplifier 64 is required to 
sections SOzA and SO2,, equals the curve of FIGURE saturate the shunt path than is required in FIGURE 3(rr) .  
2 ( c ) ,  and the sum of the curves of FIGURES 3 ( f )  and More particularly, the smaller current provided by the 
3 ( g ) ,  respectively representing the characteristics of sub- error amplifier controls the transistor 82 which in turq 
sections 50NA and 50NB, equals the curve of FIGURE develops a larger base current for transistor 66 sufficient 
2 ( d ) .  3 j to  saturate it. 
Assume as before that the load 58 draws a current IL It should be appreciated that in hot11 embodimerlts of 
which is of a magnitude requiring the full output of sub- the invention thus far described, illustrated in FIGURES 
sections 501A and 501B, a partial output from subsections 2  and 3, the dissipative elements, i.e. the power transis- 
502, and 5OZB and no output from subsections 5 0 ~ ~  and tors are connected in shunt across the power source sec- 
§ON,. More particularly, note in FIGURES 3 ( b )  and 40 tions. Attention is now called to FIGURE 5 which illus- 
3 ( c )  subsections SOlA and solB supply a current I L ~  and trats a further embodiment of the invention in whicb the 
respectively provide output voltages VIA and VIB. The dissipative power transistors are connected in series with 
sum of VIA and VIB is equal to  the load voltage VL. In- the power source sections. Like in the embodiments of 
asmuch as the full output of subsections and 5 % ~  is FIGURES 2  and 3,  the dissipative elements are sequen- 
required, no shunt current Is,, flows through transistor 45 tially controlled so that only one operates in a linear 
6b1. This condition of course will occur if the control Tange at a time with all other dissipative elements either 
voltage provided by the error amplifier 64 is insufficient defining a full on or full off condition. 
to break down Zener diode 681. More particularly, the embodiment of FIGURE 5 in- 
It will be noted that the subsections 5 0 2 ~  and 5 0 2 ~  cludes power source sections go1, 902 and 90N which car1 
provide a current IL2 through diode 5%. As can be seen jo  be identical to the power source sections illustrated in 
in FIGURE 3 ( d ) ,  subsection 502, will provide an out- FIGURE 2. Each section 90 is connected in series with 
put voltage VaA. Providing a current ILZ, subsection 5Q2B the emitter-collector path of a power transistor 92 be- 
will ~ rov ide  a voltage VZ,, where the sum of tween supply lines 94 and 96. Thus, sources go1, 90,, and 
VzA and VzB' is greater than VL. Consequently, subsec. goN are respectively connected lo transistors 92,, 9z2, and 
tion VzB must provide a greater current Is2 to reduce its 55 92,. The base of each of the transistors 92 is connetced 
output voltage to Vz, such that the sum of VZA and V2B through a voltage control device 98, which can for exam- 
equals VL. The difference in current between Isz provided ple comprise a Zener diode, to the antp~lt of an erro: 
by subsection 5Q2, and ILZ provided by subsection amplifier 100. As in the previously discussed embodiments, 
SOzA represents of course the magnitude of the shunt the Zener diodes 98,, 9g2, and 9gN are selected to break 
current Is,z which must be drawn through the Power 60 down at different voltage levels. The error amplifier 100 
transistor 66,. The magnitude of the shunt current is responsive to the output of a voltage comparator 102 
IsHa is of course determined by the magnitude of the which is connected between the supply line 94 and a source 
control voltage provided by the amplifier 64. As should of reference voltage 104. A load 106 is of cclurse coa- 
be clear from FIGURES 3  ( d )  and 3  ( e l ,  the control nected between supply lines 94 and 96. 
voltage is of a magnitude sufficient to break down Zener 65 In order to understand the oprat ion the embodi- 
diode $g2 but is insufficient to saturate transistor 662. ment of FIGURE 5, assume initially that the load cor- 
With respect to subsection 5 0 ~ ~  however, the control rent IL being drawn by load 106 is at a maximum. This 
voltage is sufficient to break down the Zener diode 6 8 ~  will require that source sections 901, 902, anal 90N respec- 
and saturate transistor 66,. Thus, the current ISFIN will tively supply currents IL1, ILZ and XLR corresponding to 
be drawn through the Power transistor 6 6 ~  and only the 70 the load voltage VL. The system is designed such that for 
saturation voltage Vs will exist across subsection 5 0 ~ ~ .  this situation, all of the transistors 92 are saturated That 
Inasmuch as the sum of Vs and VNA will be equal to or is, unless the voltage VL tends to exceed the voltage pro- 
less than VL, diode 5 2 ~  will be reverse biased and there- vided by reference source 184, the conlparator 1102 wi61 
fore no current will be supplied to the load by subsec- control the error amplifier 100 such that it breaks down 
tion SONA. 75 all of the Zener diodes 98 to drive the trausistors 92 into 
7 8 
saturation. Assume now that the load current demand de- dissipation paths is connected in shunt across a different 
creases such that the voltage VL tends to  increase. As a one of said first sections. 
consequence, the output from the error amplifier 100 will 3. The combination of claim 1 wherein each of said 
fall, thus reducing the base drive currents to the tran- dissipation paths is connected in series with a different 
slslors 92, and initially taking transistor 92, out of satura- one of said first sections. 
tlon to accordingly reduce the current IL as required. As a 4. The combination of claim 1 wherein each of said 
consequence of the reduction of current ILN, the output dissipation paths can define a full off state, a full on state, 
voltage of source 90N will increase. However, the voltage and a linear operating condition; and 
drop across the emitter-collector path of transistor 92, means for assuring that no more than one dissipation 
will also increase to thus maintain the voltage VL between 10 path defines a linear operating condition for any 
supply lines 94 and 96. As the load current demand de- single value of said difference between said voltage 
creases further, transistor 92, will become off biased or on said supply line and said predetermined voltage. 
open circuited. As should be appreciated, the circuit is 5. The combination of claim 1 including a source pro- 
designed so that the next transistor, i.e. %,, comes out of -viding said predetermined voltage; and 
saturation into the linear operating range at about the 15 comparator means connected to said ~ L I P P ~ Y  line and 
same level at which transistor 92, becomes nonconduc- said source for providing a control signal propor- 
live. Accordingly, fo-r any level of load current demand tional to the difference therebetween. 
within an intended operating range, only one of the tran- 6. The combination of claim 5 wherein each of said 
92 will be operating in a linear region and all dissipation paths includes a transistor capable of defin- 
others will either be saturated or open circuit&. As a 2@ ing an off condition, a saturated condition and a linear 
conseqence, as with the shunt path embodiments of FIG- 'operating condition; and 
UKES 2 and 3, localized power dissipation will be re- means responsive to each value of said control signal 
duced as compared to prior art systems. for causing n o  more than one of said transistors to 
From the foregoing, it should be appreciated that volt- define said linear operating condition at a time and 
age limiting syskms have been shown herein in which 25 all other of said transistors to define either an off or 
localized heat dissipation is reduced as compared to prior saturated condition. 
art systems. The improved performance of embodiments 7. The combination of claim 6 wherein said means re- 
of present invention is essentially attributable to the sponsive to said control signal includes a plurality of volt- 
concept of segi~entidly controlling the dissipation paths age sensing devices each coupled to a different one of said 
so no more than one path operates in a linear regon 30 transistors, each of said voltage sensing devices being re- 
at any one lime. In addition, it should also be appreciated 'POnsive a different value. 
that systems in accordance with the invention possess a 8. The combination of claim 7 wherein each of said 
high degree of reliability as a consequence of their inher- sensing devices a Zener 
ent redundancy. Thus, an open circuit failure mode in 9. The combination of claim 1 including a plurality of 
one section will merely result in another section being 38 second power source sections, each second section being 
driven s.luration if required. short circuit failure connected in series with a different one of said first sec- 
modes are compensated for by the antomatic removal of 
the dissipation path of another section from a saturated 
condition. 
Although it has been assumed herein that all of the 
power source sections or subsections have identical out- 
put characteristics, it should be appreciated that this is 
not essential to the invention and has been assumed only 
to simplify the explanation. It  should also be understood 
that although several specific embodiments of the inven- 
tion have been shown herein, it is recognized that modi- 
fications and variations falling within the scope of the 
invention will readily occur to those skilled in the art. For 
example only, other known devices can be substituted for 
the Zener diodes and transistors illustrated. Accordin!ly, 
it is not intended that the scope of the invention be 11m- 
iked by the specific embodiments discussed. 
What is claimed is: 
1. In combination with a supply line having a variable 
load coupled thereto, power source means connected to 
said supply line for establishing a predetermined voltage 
thereon over a wide range of load current demands, said 
power source means comprising: 
a plurality of first power source sections connected to 
said supply line in parallel; 
a plurality of actuatable dissipation paths each con- 
nected to a different one of said first sections: and 
tions. 
10. The combination of claim 9 including a source pro- 
viding said predetermined voltage; and 
comparator means connected to said supply line and 
said source for providing a control voltage signal pro- 
portional to the difference therebetween. 
11. The combination of claim 10 wherein each of said 
dissipation paths includes a transistor capable of defining 
an off condition, a saturated condition and a linear oper- 
ating condition; 
a plurality of voltage sensing devices each responsive 
to a different value of control voltage signal; and 
a plurality of gain means each coupling a different one 
of said sensing devices to a different one of said first 
transistors. 
12. The combination of claim 11 wherein each of said 
gain means comprises a second transistor. 
13. The combination of claim 11 wherein each of said 
voltage sensing devices comprises a Zener diode; and 
a plurality of current limiters each connected in series 
with a different one of said Zener diodes. 
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